

101667, 976

BEST AVAILABLE COPY



7-22-4

**WORLD INTELLECTUAL PROPERTY ORGANIZATION  
ORGANISATION MONDIALE DE LA PROPRIÉTÉ INTELLECTUELLE**

34, chemin des Colombettes, Case postale 18, CH-1211 Genève 20 (Suisse)  
Téléphone: (41 22) 338 91 11 - e-mail: wipo.mail@wipo.int. - Fac-similé: (41 22) 733 54 28

**PATENT COOPERATION TREATY (PCT)  
TRAITÉ DE COOPÉRATION EN MATIÈRE DE BREVETS (PCT)**

**CERTIFIED COPY OF THE INTERNATIONAL APPLICATION AS FILED  
AND OF ANY CORRECTIONS THERETO**

**COPIE CERTIFIÉE CONFORME DE LA DEMANDE INTERNATIONALE, TELLE QU'ELLE  
A ÉTÉ DÉPOSÉE, AINSI QUE DE TOUTES CORRECTIONS Y RELATIVES**

International Application No. }      PCT/IB02/04007  
Demande internationale n° }


International Filing Date }      27 September 2002  
Date du dépôt international } (27.09.02)

Geneva/Genève,

25 September 2003  
(25.09.03)

**International Bureau of the  
World Intellectual Property Organization (WIPO)**

**Bureau International de l'Organisation Mondiale  
de la Propriété Intellectuelle (OMPI)**



J.-L. Baron  
Head, PCT Receiving Office Section  
Chef de la section "office récepteur du PCT"

1/5

WO 36083

**PCT REQUEST**

Original (for SUBMISSION) - printed on 27.09.2002 11:08:08 AM

|         |                                                                |                                                                                                                             |
|---------|----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|
| 0       | For receiving Office use only<br>International Application No. | PCT / IB 02 / 0 4 0 0 7                                                                                                     |
| 0-2     | International Filing Date                                      | 27 SEPTEMBER 2002 (27.09.02)                                                                                                |
| 0-3     | Name of receiving Office and "PCT International Application"   | INTERNATIONAL BUREAU OF WIPO<br>PCT International Application                                                               |
| 0-4     | Form - PCT/RO/101 PCT Request                                  |                                                                                                                             |
| 0-4-1   | Prepared using                                                 | PCT-EASY Version 2.92<br>(updated 01.01.2002)                                                                               |
| 0-5     | Petition                                                       | The undersigned requests that the present international application be processed according to the Patent Cooperation Treaty |
| 0-6     | Receiving Office (specified by the applicant)                  | International Bureau of the World Intellectual Property Organization (RO/IB)                                                |
| 0-7     | Applicant's or agent's file reference                          | WO 36083                                                                                                                    |
| I       | Title of invention                                             | COUPLING DEVICE                                                                                                             |
| II      | Applicant                                                      |                                                                                                                             |
| II-1    | This person is:                                                | applicant only                                                                                                              |
| II-2    | Applicant for                                                  | all designated States except US                                                                                             |
| II-4    | Name                                                           | NOKIA CORPORATION                                                                                                           |
| II-5    | Address:                                                       | Keilalahdentie 4<br>FIN-02150 Espoo<br>Finland                                                                              |
| II-6    | State of nationality                                           | FI                                                                                                                          |
| II-7    | State of residence                                             | FI                                                                                                                          |
| II-8    | Telephone No.                                                  | +35 8 7180 08000                                                                                                            |
| II-9    | Fax/Email No.                                                  | +35 8 7180 49040                                                                                                            |
| III-1   | Applicant and/or Inventor                                      |                                                                                                                             |
| III-1-1 | This person is:                                                | applicant and inventor                                                                                                      |
| III-1-2 | Applicant for                                                  | US only                                                                                                                     |
| III-1-4 | Name (LAST, First)                                             | AL-TAEI, Sarmad                                                                                                             |
| III-1-5 | Address:                                                       | 4 Isis way<br>Sandhurst, Berkshire GU47 9RD<br>United Kingdom                                                               |
| III-1-6 | State of nationality                                           | GB                                                                                                                          |
| III-1-7 | State of residence                                             | GB                                                                                                                          |

(Eingabedatum: 27.9.02 PCT-Form)

2/5

WO 36083

**PCT REQUEST**

Original (for SUBMISSION) - printed on 27.09.2002 11:08:08 AM

|         |                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| III-2   | Applicant and/or inventor                                                                                                                                                                                         |                                                                                                                                                                                                                                               |
| III-2-1 | This person is:                                                                                                                                                                                                   | applicant and inventor                                                                                                                                                                                                                        |
| III-2-2 | Applicant for                                                                                                                                                                                                     | US only                                                                                                                                                                                                                                       |
| III-2-4 | Name (LAST, First)                                                                                                                                                                                                | PASSIOPOULOS, George                                                                                                                                                                                                                          |
| III-2-5 | Address:                                                                                                                                                                                                          | Whetherby House<br>York RD<br>Camberley, Surrey GU15 4 HQ<br>United Kingdom                                                                                                                                                                   |
| III-2-6 | State of nationality                                                                                                                                                                                              | GR                                                                                                                                                                                                                                            |
| III-2-7 | State of residence                                                                                                                                                                                                | GB                                                                                                                                                                                                                                            |
| IV-1    | Agent or common representative; or address for correspondence<br>The person identified below is hereby/has been appointed to act on behalf of the applicant(s) before the competent International Authorities as: | agent                                                                                                                                                                                                                                         |
| IV-1-1  | Name (LAST, First)                                                                                                                                                                                                | LESON, Thomas, Johannes, Alois                                                                                                                                                                                                                |
| IV-1-2  | Address:                                                                                                                                                                                                          | TBK-Patent<br>Bavariaring 4-6<br>D-80336 München<br>Germany                                                                                                                                                                                   |
| IV-1-3  | Telephone No.                                                                                                                                                                                                     | +49 89 54 46 90                                                                                                                                                                                                                               |
| IV-1-4  | Facsimile No.                                                                                                                                                                                                     | +49 89 53 26 11                                                                                                                                                                                                                               |
| IV-1-5  | e-mail                                                                                                                                                                                                            | postoffice@tbk-patent.de                                                                                                                                                                                                                      |
| IV-2    | Additional agent(s)                                                                                                                                                                                               | additional agent(s) with same address as first named agent                                                                                                                                                                                    |
| IV-2-1  | Name(s)                                                                                                                                                                                                           | TIEDTKE, Harro; KINNE, Reinhard;<br>PELLMANN, Hans-Bernd; GRAMS, Klaus;<br>VOLLHALS, Aurel; CHIVAROV, Georgi;<br>GRILL, Matthias; KÜHN, Alexander;<br>BÖCKELEN, Rainer; KLINGELE, Stefan;<br>BÜHLING, Stefan; ROTH, Ronald; FALLER,<br>Jürgen |

3/5

WO 36083

**PCT REQUEST**

Original (for SUBMISSION) - printed on 27.09.2002 11:08:08 AM


|          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>V</b> | <b>Designation of States</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| V-1      | Regional Patent<br>(other kinds of protection or treatment,<br>if any, are specified between<br>parentheses after the designation(s)<br>concerned)                                                                                                                                                                                                                                                                                                                                                                                                                                      | <p>AP: GH GM KE LS MW MZ SD SL SZ TZ UG ZM<br/>     ZW and any other State which is a Contracting State of the Harare Protocol and of the PCT</p> <p>EA: AM AZ BY KG KZ MD RU TJ TM and any other State which is a Contracting State of the Eurasian Patent Convention and of the PCT</p> <p>EP: AT BE CH&amp;LI CY DE DK ES FI FR GB GR<br/>     IE IT LU MC NL PT SE TR and any other State which is a Contracting State of the European Patent Convention and of the PCT</p> <p>OA: BF BJ CF CG CI CM GA GN GQ GW ML MR<br/>     NE SN TD TG and any other State which is a member State of OAPI and a Contracting State of the PCT</p> |
| V-2      | National Patent<br>(other kinds of protection or treatment,<br>if any, are specified between<br>parentheses after the designation(s)<br>concerned)                                                                                                                                                                                                                                                                                                                                                                                                                                      | <p>AE AG AL AM AT AU AZ BA BB BG BR BY BZ<br/>     CA CH&amp;LI CN CO CR CU CZ DE DK DM DZ EC<br/>     EE ES FI GB GD GE GH GM HR HU ID IL IN<br/>     IS JP KE KG KP KR KZ LC LK LR LS LT LU<br/>     LV MA MD MG MK MN MW MX MZ NO NZ OM PH<br/>     PL PT RO RU SD SE SG SI SK SL TJ TM TN<br/>     TR TT TZ UA UG US UZ VN YU ZA ZM ZW</p>                                                                                                                                                                                                                                                                                             |
| V-5      | <b>Precautionary Designation Statement</b><br><br>In addition to the designations made under items V-1, V-2 and V-3, the applicant also makes under Rule 4.9(b) all designations which would be permitted under the PCT except any designation(s) of the State(s) indicated under item V-8 below. The applicant declares that those additional designations are subject to confirmation and that any designation which is not confirmed before the expiration of 15 months from the priority date is to be regarded as withdrawn by the applicant at the expiration of that time limit. |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| V-6      | <b>Exclusion(s) from precautionary designations</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | <b>NONE</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| VI       | <b>Priority claim</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | <b>NONE</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| VII-1    | <b>International Searching Authority Chosen</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | <b>European Patent Office (EPO) (ISA/EP)</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |

4/5

WO 36083

**PCT REQUEST**

Original (for SUBMISSION) - printed on 27.09.2002 11:08:08 AM

| VIII   | Declarations                                                                                                                         | Number of declarations                                                               |                             |
|--------|--------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------|-----------------------------|
| VIII-1 | Declaration as to the identity of the Inventor                                                                                       | -                                                                                    |                             |
| VIII-2 | Declaration as to the applicant's entitlement, as at the international filing date, to apply for and be granted a patent             | -                                                                                    |                             |
| VIII-3 | Declaration as to the applicant's entitlement, as at the international filing date, to claim the priority of the earlier application | -                                                                                    |                             |
| VIII-4 | Declaration of inventorship (only for the purposes of the designation of the United States of America)                               | -                                                                                    |                             |
| VIII-5 | Declaration as to non-prejudicial disclosures or exceptions to lack of novelty                                                       | -                                                                                    |                             |
| IX     | Check list                                                                                                                           | number of sheets                                                                     | electronic file(s) attached |
| IX-1   | Request (Including declaration sheets)                                                                                               | 5                                                                                    | -                           |
| IX-2   | Description                                                                                                                          | 29                                                                                   | -                           |
| IX-3   | Claims                                                                                                                               | 5                                                                                    | -                           |
| IX-4   | Abstract                                                                                                                             | 1                                                                                    | EZABST00.TXT                |
| IX-5   | Drawings                                                                                                                             | 12                                                                                   | -                           |
| IX-7   | TOTAL                                                                                                                                | 52                                                                                   |                             |
| IX-8   | Accompanying items                                                                                                                   | paper document(s) attached                                                           | electronic file(s) attached |
| IX-9   | Fee calculation sheet                                                                                                                | ✓                                                                                    | -                           |
| IX-11  | Copy of general power of attorney                                                                                                    | reference no. GPA<br>02/0160                                                         | -                           |
| IX-17  | PCT-EASY diskette                                                                                                                    | -                                                                                    | Diskette                    |
| IX-19  | Figure of the drawings which should accompany the abstract                                                                           | 6                                                                                    |                             |
| IX-20  | Language of filing of the international application                                                                                  | English                                                                              |                             |
| X-1    | Signature of applicant, agent or common representative                                                                               |  |                             |
| X-1-1  | Name (LAST, First)                                                                                                                   | LESON                                                                                | Thomas, Johannes, Alois     |

**FOR RECEIVING OFFICE USE ONLY**

|        |                                                                                                                                         |                   |            |
|--------|-----------------------------------------------------------------------------------------------------------------------------------------|-------------------|------------|
| 10-1   | Date of actual receipt of the purported International application                                                                       | 27 SEPTEMBER 2002 | (27.09.02) |
| 10-2   | Drawings:                                                                                                                               |                   |            |
| 10-2-1 | Received                                                                                                                                |                   |            |
| 10-2-2 | Not received                                                                                                                            |                   |            |
| 10-3   | Corrected date of actual receipt due to later but timely received papers or drawings completing the purported International application |                   |            |
| 10-4   | Date of timely receipt of the required corrections under PCT Article 11(2)                                                              |                   |            |
| 10-5   | International Searching Authority                                                                                                       | ISA/EP            |            |
| 10-6   | Transmittal of search copy delayed until search fee is paid                                                                             |                   |            |

5/5

WO 36083

**PCT REQUEST**

Original (for SUBMISSION) - printed on 27.09.2002 11:08:08 AM

**FOR INTERNATIONAL BUREAU USE ONLY**

|      |                                                                   |
|------|-------------------------------------------------------------------|
| 11-1 | Date of receipt of the record copy by<br>the International Bureau |
|------|-------------------------------------------------------------------|

- 1 -

TITLE OF THE INVENTION

COUPLING DEVICE

5    FIELD OF THE INVENTION

The present invention relates to a coupling device. More particularly, the present invention relates to a coupling device resulting from a multilayer integrated circuit technology fabrication process.

BACKGROUND OF THE INVENTION

Coupling devices (referred to as couplers) in general, such as for example Hybrid 3dB couplers, are essential circuit components which are increasingly being used for high performance applications in such diverse circuits as RF mixers, amplifiers and Modulators. In addition they can be used in a variety of other support functions such as the ones encountered in general RF signal and amplitude Conditioning and error signal retrieval systems.

The expression „hybrid“ in connection with couplers means an equal split of power between two (output) ports of the coupler with respect to an input port. Hence a 3dB coupler is a „hybrid“ since:

$$\begin{aligned} 10 \log(\text{Power}_{\text{out}}/\text{Power}_{\text{in}}) &= -3 \text{dB} \\ \text{Power}_{\text{out}}/\text{Power}_{\text{in}} &= 10^{(-3/10)} = 0.5 \end{aligned}$$

30 So the output power  $\text{Power}_{\text{out}}$  of one of the output ports is half (-3dB) of the input power  $\text{Power}_{\text{in}}$ , the other half emerges from the other output port. If we consider Figure 2 (to be explained in greater detail later on) and say that port P1 is the input port, then port P4 is said to be the coupled port and port P2 is said to be the direct port with

- 2 -

half the input power being output from each of the output ports. Port P3 is said to be isolated from port P1. Note that the output at the direct port will experience a phase shift dependent on the coupling length while the output at 5 the coupled port will not experience a phase shift (with reference to the input supplied at the input port).

The use of couplers in the 1-5 GHz range though has been at the expense of large area of occupation required for such 10 couplers and fabrication tolerance problems resulting from tight gap dimensioning for 3dB coupling operation when implemented in PCB technology (PCB= Printed Circuit Board). More precisely, when implementing a coupler in PCB technology, it is necessary to accurately provide a gap 15 between coupling lines of a coupler with the designed dimensions since otherwise the coupler will not perform properly.

To address fabrication issues, narrow-band equivalents that 20 compromise even more the size of the circuit such as branch line couplers have been utilised. Other alternatives such as SMD type (SMD = Surface Mounted Device) hybrid couplers have been used that offer better size ratios but are still quite large for future small size increased functionality 25 systems. Often SMD component type couplers require additional external matching components to optimise their performance in terms of isolation and matching as well as amplitude and phase balance and therefore even further compromise the circuit area. Stated in other words, the 30 provision of externally provided SMD components for matching purposes further increases the entire size of the coupler and requires additional soldering processes for soldering the externally provided SMD components. The increased use of SMD components increases costs and the use 35 of soldering connections compromises the environmental

- 3 -

friendliness and reduces the reliability of a manufactured subsystem module since each solder connection represents a potentially source of error.

- 5 Stripline technology has also been utilised for the design of high performance couplers but its suffers from the need to accommodate for larger volume/size for a given component inflicting additionally more materials costs.
- 10 Low loss performance can also be an issue especially in LNA designs (LNA= Low Noise Amplifier) as well as in high efficiency power amplification and linearisation applications. For such applications a fraction of a dB improvement can be advantageous. Current designs offer typically 0.3 dB loss performance per coupler.
- 15

To rectify the above problems and address the performance requirements of future miniaturised circuit subsystems, wideband couplers in terms of isolation, matching and amplitude and phase balance are required that are additionally fabrication tolerance resistant and of much smaller size than its predecessors.

- 20
- 25 Size can be decreased by using an appropriate integration technology as well as a miniaturisation circuit technique. Multilayer integrated circuits such as multilayer ceramic LTCC/HTCC (LTCC = Low Temperature Cofired Ceramics, HTCC= High Temperature Cofired Ceramics) technologies have been identified as a technology of great miniaturisation potential since three dimensional design flexibility is combined with ceramic materials of high dielectric constant (). Loss performance is enabled by the careful choice of materials and circuit geometry as well as topology.
- 30

- 4 -

Isolation/matching and amplitude and phase balance performance can be optimised by using a suitable circuit technique or geometry.

- 5 Fig. 1 shows an example of a practical multilayer stack-up as known for dense integration in multilayer ceramic technologies such as LTCC/HTCC. As can be seen in Fig. 1, different ground planes, which achieve isolation, separate different integration levels. This high-density  
10 integration scenario relies on the use of stripline components, which as stated above suffers from an increase in area/volume for a given component inflicting additionally more material costs.
- 15 Stated in other words, Monolithic integration of passive components into multilayer passive substrates is highly useful for addressing the size, cost, and performance trade-offs that dominate much of the design efforts in the mobile telecommunication industry. Low Temperature Cofired  
20 Ceramic (LTCC) technology is an important example of an available multilayer substrate. Figure 1 shows in rough outline an example of a practical multilayer stack-up in LTCC using two different ceramic thicknesses. The top substrate layer is utilised for bias and wirebound MCIC  
25 circuitry, with the bottom layer used for soldering packaged components (e.g. using ball grid array BGA). The two middle layers are used for controlled impedance transmission lines and other passive components such as parallel plate capacitors, inductors, couplers, baluns and  
30 power dividers. It can be seen that for adequate isolation between circuitry of different design layers the passive elements need to be implemented as stripline components with different design layers separated by ground planes.

- 5 -

The implementation of stripline couplers carries a significant disadvantage in requiring a much larger thickness of substrate as compared to its microstrip counterpart to achieve similar performance for the same geometry. Hence when optimising for cost by reducing the number of layers used, the performance of stripline couplers will suffer.

Fig. 2 shows an equivalent circuit diagram of a conventionally known coupler. Basically, a coupling device consists of a pair of coupled lines 3a, 3b. Each line has two ports for inputting/outputting electrical and/or electromagnetic signals to be coupled. Thus, as shown in Fig. 2, the line 3a has ports P1, P2, while the line 3b has ports P3, P4. Each port P1 through P4 is terminated with a termination impedance  $Z_0$ . In a 50 Ohms system, the value of  $Z_0$  is set to 50 Ohms. The lines 3a, 3b have equal length which is expressed in terms of the wavelength for which the coupler is designed. The parameter  $l\theta^\circ$  denotes the electric length of the coupler which is measured in degrees ( $^\circ$ ). For example, for the coupler shown in Fig. 2 the length is assumed to be  $\lambda/4$ , with  $\lambda/4$  corresponding to the center frequency of operation for which the coupler is designed. Thus, in such a case, a signal fed to the coupler at port P1 and used as a reference (indicated by "0 $^\circ$ ") is coupled to the port P4 (coupled port) with its phase unaltered. Port P3 is isolated from port P1, which means that no power reaches port P3 from port P1. The signal at port P2 (the direct port) is shifted with reference to the signal input at port P1 as indicated by +90 $^\circ$ . Note that in case of a 3dB coupler as an example, the power input at port P1 is split between ports P2 (direct port) and P4 (coupled port). Nevertheless, other line lengths such as  $\lambda/2$ , or odd multiples of  $\lambda/4$  such as  $3\lambda/4$  are possible. Also, the lines could have different lengths, while in such a case only the

- 6 -

length of the lines over which coupling takes place represents an effective coupling length (electric length  $l_e$  in [°] of the coupler). The coupler, i.e. the coupling lines, may be described in terms of the even and odd

5 propagation modes of electromagnetic waves travelling there through and their respective characteristic impedances  $Z_{oo}$ ,  $Z_{oe}$  and phase velocities  $v_{oe}$  and  $v_{oo}$  and the electric length  $l_e$  of the coupling lines.

10 In 3dB coupling in a 50 Ohms system, one needs to design the lines to have impedance values  $Z_{oo}$  and  $Z_{oe}$  of 20.7 and 120.7 Ohms respectively. The above arrangement though assumes equal phase velocities for the even and the odd modes i.e.  $v_{oe} = v_{oo}$ . This assumption holds for homogeneous  
15 couplers such as stripline couplers.

$Z_{oe}$  is primarily effected by the thickness of the substrate and transmission line widths. Often, in practical implementations, the substrate thickness is less than that required for achieving the correct  $Z_{oe}$ . This may be due to size, cost or reliability considerations, or a combination of all. The reduced  $Z_{oe}$  impacts adversely on the amplitude and phase balance of the coupler, as well as on the matching and isolation.

25 Reduction in  $Z_{oe}$  can be dealt with in two ways, either we increase the substrate thickness incurring significant material costs and increasing the volume of the component; or reducing the transmission line width, which is limited  
30 by manufacturing requirements and tolerance limitations. Reducing the transmission line width has an adverse effect on  $Z_{oe}$ , which imposes a limit on how much we can ultimately reduce the width and still be able to meet the  $Z_{oe}$  requirement.

35

- 7 -

The present invention to be described herein below is described with reference to stripline couplers. Nevertheless, the proposed structural modification according to the present invention is also applicable to microstrip couplers. Also, it is not essential for the present invention whether broadside coupled or edge coupled couplers are concerned. However, in order to describe the present invention, a focus in the description is laid on broadside coupled stripline couplers, without imposing any limitation on the invention.

Fig. 12 shows in a rough outline the basic difference between a stripline and microstrip arrangement, respectively. The left hand portion of Fig. 12 shows a stripline arrangement, while the right hand portion shows a microstrip arrangement (both edge coupled as the conductive layers are placed in the same layer with the edges facing each other). It is an important property of any lossless coupled transmission lines (coupling lines) placed in a uniform dielectric substrate (homogeneous substrate and/or symmetrical) that it supports a pure TEM mode of propagation. A common example of these types of lines is STRIPLINE, as shown in Figure 12, left portion. However if a transmission line is placed in an inhomogenous (and/or non-symmetric) dielectric substrate it can no longer support fully-TEM propagation because the electromagnetic wave now propagates mostly within the substrate, but some of the wave is now able to propagate in air also. The most common example of this is MICROSTRIP also shown in Figure 12, right portion. Stripline couplers are encased in a homogenous substrate where the electromagnetic fields of the coupler are confined within the substrate by the two ground planes. While for a microstrip line its electromagnetic propagation takes place mainly within the

- 8 -

substrate (in fact most of the power propagates within the substrate), but some of the power propagates outside the substrate which is usually air.

5 Fig. 3 shows basic structural arrangements in cross section of broadside coupled structures. Figure 3 shows the typical structures utilised in the design of Hybrid-Couplers in Multilayer ceramic technology. The Broadside Coupled structures are a very useful design structure that can  
10 adjust the amount of coupling by offsetting the two coupled-transmission lines. Fig. 3 comprises Figs. 3a, b, c, and d illustrating (Fig. 3a) a broadside coupled stripline (without offset between coupling lines), (Fig. 3b) an offset-broadside coupled stripline, (Fig. 3c) a  
15 broadside coupled microstrip (without offset between coupling lines), (Fig. 3b) an offset-broadside coupled microstrip.

Thus, as shown in Fig. 3c and d, a respective coupling device, comprises a substrate 1, a first conductive layer 2 covering a first surface of said substrate 1, at least two electromagnetically coupled lines 3a, 3b being provided opposite to said first surface and being covered by at least one cover layer 4, 5. Additionally, as shown in Fig.  
20 3a and b, said at least one cover layer 4, 5 is covered by a second conductive layer 2'. Said at least two lines 3a, 3b are arranged at different distances from said first surface of said substrate 1, wherein the difference between the distances in which said at least two lines 3a, 3b are  
25 arranged from said first surface of said substrate 1 is determined by a thickness of a first cover layer 4 covering a first line 3b of said at least two lines. As shown, the first line 3b and a second line 3a of said at least two lines are arranged such that they at least partly overlap  
30 arranged from said first surface of said substrate 1 is determined by a thickness of a first cover layer 4 covering a first line 3b of said at least two lines. As shown, the first line 3b and a second line 3a of said at least two lines are arranged such that they at least partly overlap  
35 each other (Fig. 3b and d), the amount of overlap adjusting

- 9 -

the degree of electromagnetic coupling between said at least two lines.

A second cover layer 5 is arranged to cover at least a 5 second line 3a of said at least two lines. Of course, said at least one cover layer 4, 5 can be of the same material as said substrate 1, which is made of a dielectric material of a relative dielectric permittivity  $\epsilon_r$ . Said conductive layers 2, 2' are connectable to ground potential.

10 Fig. 4 shows a specific comparative example for comparison with the present invention (still to be described later in this document). The example of Fig. 4 is based on a broadside coupled stripline coupler as previously shown in 15 Fig. 3a above. In detail, Figure 4 shows a perfect broadside-coupled stripline coupler. The results shown derive from momentum-based simulations (2.5-D EM simulator). The coupler is designed to exhibit  $Z_{oe} = 120.7$  Ohms and  $Z_{oo} = 20.7$  Ohms with  $V_e=V_o$ , at a central frequency 20 of 1.8 GHz. However, to achieve this response an LTCC substrate of thickness 2.3mm, with  $\epsilon_r=7.8$  (and layer 4 thickness of 0.094 mm) was required. The coupler according to Figure 4 is 15 mm in length to achieve the required central frequency. However, one can reduce this length by 25 meandering the coupler as shown in Figure 5, which shows a further comparative example. Meandering introduces structural discontinuities which degrade the performance by introducing asymmetry for the normally symmetrical normal modes of propagation. This manifests itself as an 30 inequality in the normal-mode phase velocities,  $V_e \neq V_o$ . This accounts for the reduction in performance observed in Figure 5.

If the substrate thickness is reduced by more than half 35 from 2.3 mm to 1.1 mm, one can observe a further reduction

- 10 -

in the performance of the stripline broadside-coupled coupler. This is due to the degradation of  $Z_{oe}$ , which is therefore to be compensated for.

- 5 Note also, that as the production technology for such devices the multilayer integrated circuit technology which is assumed to be well known to those skilled in the art may be used so that a detailed description of the method for production of such devices is considered to be dispensable.

10

To the best of our knowledge there have not been suggested any techniques that compensates the degradation of  $Z_{oe}$ .

SUMMARY OF THE INVENTION

15

Consequently, it is an object of the present invention to provide a coupling device which is free from such drawbacks due to a degradation of  $Z_{oe}$ .

- 20 According to the present invention, this object is for example achieved by a coupling device, comprising a substrate, a first conductive layer covering a first surface of said substrate, at least two electromagnetically coupled lines being provided opposite to said first surface and being covered by at least one cover layer, wherein at least one short-circuit stub is connected between at least one of said electromagnetically coupled lines and said first conductive layer.

- 25
- According to favourable further developments - said at least one cover layer is covered by a second conductive layer, and at least one short-circuit stub is connected between at least one of said electromagnetically coupled lines and said second conductive layer;

- 30
- According to favourable further developments - said at least one cover layer is covered by a second conductive layer, and at least one short-circuit stub is connected between at least one of said electromagnetically coupled lines and said second conductive layer;

- 11 -

- an even number of electromagnetically coupled lines is provided, and the number of short-circuit stubs connected to said first conductive layer is equal to the number of short-circuit stubs connected to said second conductive layer;
- said short-circuit stub is connected to an electromagnetically coupled line at half the electrical length of said line;
- said short-circuit stub is buried in the layered structure of the coupling device;
- a short-circuit stub is designed to have a specific impedance and electrical length.

Advantageous further developments are as defined in  
15 respective further dependent claims.

Accordingly, with the present invention being implemented to a coupling device, the following advantages can be achieved:

20 The degradation of  $Z_{oe}$  is compensated for with the use of one or more of the short-circuit stubs connected to the coupled line, e.g. introduced at the centre thereof. By compensating for  $Z_{oe}$  using the stubs and further by  
25 compensating for  $V_e \backslash V_o$  mismatch using capacitors to ground, significant improvements to the performance of the coupler can be achieved.

This invention thus deals with a simple alternative  
30 technique to compensate for the reduced  $Z_{oe}$ . In turn the technique is applied for the case of a practical multilayer ceramic LTCC broadside 90-degree Hybrid coupler therefore giving rise to novel component structures.

- 12 -

- The novel compensated technique according to the present invention that has been suggested enables the use of Broadside Coupled Line components embedded in Multilayer Structures. The technique enables a high performance combined with miniaturised size and reduced substrate thickness, and offers in this way the best of all possible design scenario in terms of wideband performance; reduced size; and reduced cost.
- Such novel components are needed for use of high performance miniaturised mixers and low noise amplifier LNA applications that have been suggested for 4<sup>th</sup> Generation Base Station RF Front End Modules and enabling linearisation techniques instrumentation.
- In this invention there is thus proposed a circuit technique that optimises the coupler performance in terms of Isolation, Matching, and Amplitude and Phase balance. The technique enables the use of couplers with greatly reduced substrate thickness. This allows the implementation of coupled line couplers with high performance in reduced thickness multilayer configurations that have been optimised for size, cost and reliability. The greatest advantage of the technique is for stripline couplers (while it can nevertheless also be applied to microstrip couplers), which are essential for dense integration in Multilayer Ceramic technologies (see figure 1), such as LTCC/HTCC.
- The proposed technique allows significant reduction in substrate thickness (i.e. reduction in volume). The technique is also suited to multilayer IC technologies such as the ones encountered for example in Multilevel Metal SiGe and Multilayer Thin Film processes. It should be noted though that the cost of implementing couplers in the 1-6

- 13 -

GHz region well justifies the use of Multilayer Ceramic Integrated Circuit Technology (e.g. LTCC) as opposed to the significantly more expensive Si/GaAs IC and thin film approaches.

5

Thus, stated in other words, the invention presents a new compensation technique for stripline couplers that retains high performance whilst using a smaller substrate thickness. The technique utilises at least one short circuit stub at e.g. the center of the coupled line structure. This has a network circuit response equivalent to an increase in the parasitic mode (equivalent to the even-mode in symmetric structures) impedance of the coupler.

10  
15

#### BRIEF DESCRIPTION OF THE DRAWINGS

The above and other objects, features and advantages of the present invention will be more readily understood upon referring to the accompanying drawings, in which:

Fig. 1 shows an example of a practical multilayer stack-up as known for dense integration in multilayer ceramic technologies such as LTCC/HTCC

20  
25

Fig. 2 shows an equivalent circuit diagram of a conventionally known coupler;

30

Fig. 3 shows basic structural arrangements in cross section of broadside coupled structures;

Fig. 4 shows a specific comparative example together with performance charts for comparison with the present invention;

35

- 14 -

Fig. 5 shows a further comparative example together with performance charts for comparison with the present invention;

- 5 Fig. 6 shows an equivalent circuit diagram of a first embodiment of the invention;

Fig. 7 shows a layout and cross-section of a second embodiment of the present invention together with 10 performance charts;

Fig. 8 shows diagrams plotting even-mode impedance versus substrate height for stripline and microstrip couplers;

- 15 Fig. 9 an equivalent circuit diagram of a second embodiment of the invention used for explanations on the dimensioning of stub impedance Zcs and electrical stub length Lcs;

Fig. 10 shows diagrams of amplitude balance and matching 20 versus frequency;

Fig. 11 shows further diagrams of amplitude balance and matching versus frequency

- 25 Fig. 12 shows in a rough outline the basic difference between a stripline and microstrip arrangement.

#### DETAILED DESCRIPTION OF THE EMBODIMENTS

- 30 Subsequently, the present invention will be described in detail with reference to the accompanying drawings. Throughout the drawings, the same reference numerals and reference signs denote the same or like components.

- 35 Basic embodiment (not shown in the Figures):

- 15 -

- With reference to coupling devices as shown in Fig. 3a to 3d, the present invention basically concerns a coupling device, which comprises a substrate 1, a first conductive layer 2 covering a first surface of said substrate 1, at least two electromagnetically coupled lines 3a, 3b being provided opposite to said first surface and being covered by at least one cover layer 4, 5.
- According to the present invention, at least one short-circuit stub is connected between at least one of said electromagnetically coupled lines and said first conductive layer.
- This means that with reference to Fig. 6, according to the basic embodiment (not shown in Fig. 6) a stub Stub A or Stub B is connected to the arrangement which is in other respects identical to the structure shown in and described with reference to Fig. 2.
- First embodiment (Fig. 6):
- Considering the first embodiment shown in Fig. 6, said at least one cover layer 4, 5 is covered by a second conductive layer 2', and at least one short-circuit stub Stub A is connected between at least one of said electromagnetically coupled lines 3b (3b1, 3b2) and said second conductive layer. Stated in other words, two stubs Stub A and Stub B are connected to the arrangement, one stub being connected to a respective one of said coupled lines.
- It is to be noted that in case an even number of electromagnetically coupled lines is provided (as in Fig. 6), the number of short-circuit stubs connected to said

- 16 -

first conductive layer 3a (3a1, 3a2) is equal to the number of short-circuit stubs connected to said second conductive layer 3b (3b1, 3b2).

- 5 Furthermore, as shown in Fig. 6, said short-circuit stub and/or stubs is/are connected to an electromagnetically coupled line at half the electrical length of said line ( $l_e^\circ / 2$ ). However, this is not necessarily the case for all embodiments but has proven to be practical in case of e.g.
- 10 10 a  $\lambda/4$  coupler is concerned. Then, an electromagnetically coupled line 2a, 3b is considered to consist of two parts 3a1 and 3a2, and 3b1 and 3b2, respectively, each having half the electrical length, in such a case  $\lambda/8$ , so that after an electrical length of  $\lambda/8$ , a respective stub is
- 15 connected to the line.

Modification (not shown in Figures):

- In case, however, a  $3\lambda/4$  coupler is concerned, a line may
- 20 be regarded to be composed of three parts, each having an electrical length of  $\lambda/4$ . Then two stubs may be connected per line, each stub being connected after an electrical length of  $\lambda/4$ .

- 25 More generally, in case a  $n\lambda/4$  coupler is concerned (where n is an integer) a line may be regarded to be composed of n parts or sections, each having an electrical length of  $\lambda/4$ . Then  $n-1$  stubs may be connected per line, each stub is separated from the preceding /subsequent one by  $\lambda/4$ .
- 30 However,  $\lambda/4$  is only an example for a length of a section and other section lengths can be employed.

However, it should be noted, that for  $n\lambda/4$  couplers any number or combination of stubs can be employed without loss

- 17 -

of generality. Stated in other words, an n-section coupler would have n-pairs of stubs or less.

Further Modification (not shown in Figures):

5

The present invention is described with a focus on stripline couplers. If, however, the present invention is applied to microstrip couplers, only one conductive layer is present. Then, of course, the stubs are connected to  
10 said single available conductive layer.

In any case, said short-circuit stub is buried in the layered structure of the coupling device, as will become apparent with reference to subsequent cross sectional views  
15 in the Figures.

Referring back to the first embodiment as shown in Fig. 6, it is apparent that (as mentioned above) the technique according to the present invention involves the  
20 incorporation of at least one, in the shown example, two short-circuit stubs, here at the centre of the coupled line structure. Choosing suitable values of short-circuit transmission line impedance  $Z_{cs}$  and electrical length  $\theta_{cs}$ , for the two short-circuit stubs, will accomplish  
25 compensation for  $Z_{oe}$ . The corresponding electrical circuit equivalent of the proposed novel circuit technique is shown in Figure 6.

The impedance and electric length values of  $Z_{cs}$  and  $\theta_{cs}$ ,  
30 respectively, required for compensating the  $Z_{oe}$  depend on the degraded and required values of  $Z_{oe}$ .

Both approximate as well as rigorous mathematical approaches that estimate the actual value of  $Z_{oe}$  and the  
35 required values of  $Z_{cs}$  and  $\theta_{cs}$  for compensation to an

- 18 -

arbitrary value of  $Z_{oe}$  were developed and are outlined herein below with reference to Fig. 9.

Second embodiment (Fig. 7):

5

The homogeneity of the stripline coupler is disturbed by the addition of the short-circuit stub. However, by the use of a principle that may be referred to as „Capacitors-to-Ground“, and described in patent application no.

10 PCT/EP01/02249 by the same inventors, one can rectify this problem and preserve overall performance. The disclosure of this earlier document is incorporated herein by reference.

In brief, according to this principle, at least one  
15 capacitor C1, C2, C3, C4 is connected between a first end of at least one of said at least two lines 3a, 3b and said first conductive layer 2 (for microstrip couplers). In case of stripline couplers, additionally or alternatively, at least one capacitor C1, C2, C3, C4 is connected between a  
20 first end of at least one of said at least two lines 3a, 3b and said second conductive layer 2'.

As regards the capacitors, a respective capacitor C1, C4 is constituted by a conductive member Cp1, Cp4 facing a  
25 conductive layer 2, 2' and an electrical connection W1, W4 from said first end of said at least one of said at least two lines 3a, 3b to said conductive member Cp1, Cp4. Said connection is for example a via connection.

30 The capacitance of said capacitor is determined by the area of said conductive member (CP1, CP4), the distance between said conductive member (CP1, CP4) and said conductive layer (2, 2') covering said first surface of said substrate (1), and the dielectric constant of said substrate.

- 19 -

Fig. 7 shows a layout and cross-section of such a second embodiment of the present invention together with performance charts, which is based on the first embodiment (see Fig. 6) but additionally includes capacitors C<sub>p1</sub>, C<sub>p4</sub> for further compensation purposes. It is to be noted that the cross sectional view contained in Fig. 7 is actually „composed“ of two partial cross sections in the layout schematic on top of the Figure. Namely, a first partial cross section including the capacitors C<sub>p1</sub>, C<sub>p4</sub> being provided at one end of the electromagnetically coupled lines and a second partial cross section in the middle of the structure where the stubs are connected to the lines.

Modifications:

15

It is to be noted that the modifications as outlined herein above in connection with the basic and/or the first embodiment are also applicable to the second embodiment.

20

Based on the second embodiment as an example, the subsequent sections will present a further overview of the technique and derive applicable design equations for the proposed design methodology and also simulation results to demonstrate what is achievable.

25

It is known that a pair of coupled lines can be modelled as the superposition of two normal modes. For the general case of a uniformly coupled asymmetric four-port, the modes are referred to as the common (c-mode) and parasitic ( $\pi$ -mode), 30 as described for example by Triphathi, Vijai K. in „Asymmetric Coupled Lines in a Inhomogeneous medium“; IEEE Transactions on Microwave Theory and Techniques; Vol. 23; No. 9; September 1975; P. 734-739. These modes degenerate into the odd and even modes, respectively, for a symmetric structure. In this work we will consider only symmetric

- 20 -

stripline structures, although, the principles developed in this section can easily be extended to a more general treatment, e.g. of asymmetric structures such as microstrip couplers.

5

We can design a coupler with arbitrary coupling and characteristic port impedance with appropriate selection of normal mode parameters. As discussed by Ou W.P. in „Design Equations for an Interdigitated Directional Coupler“; IEEE Transactions on Microwave Theory and Techniques; Vol. 23; February 1975; P.253-255, we can say that to design a 50-Ohms, 3-dB coupler we must provide a structure with even-mode impedance ( $Z_{oe}$ ) of 120.7-Ohms and odd-mode impedance ( $Z_{oo}$ ) of 20.71-Ohms. To find the physical dimensions that correspond to the required normal mode impedance we can refer to semi-empirical formulae in literature or utilise anyone of the many software packages available, although most would be limited to specific geometries. The alternative would be to use normal-mode extraction equations expressed in terms of network parameters, to accomplish the same in a more generic fashion. Al-Taei, S.; et al; in „Design of High Directivity Directional Couplers in Multilayer Ceramic Technologies“; Microwave Symposium Digest; 2001 IEEE MTT-S International; Volume: 1; 2001; P. 51 -54 presents such expressions as a function of S-parameters.

These expressions can be used in conjunction with optimisation functions available in standard design 30 packages such as HP-ADS to produce a physical design.

To obtain an impression of how substrate thickness affects the even-mode behaviour of stripline broadside-coupled couplers, Figure 8, top of page, illustrate the change in 35  $Z_{oe}$  for variations in substrate height, for transmission

- 21 -

line widths of 100, 150, 200, 250 and 300  $\mu\text{m}$ ; a layer 4 thickness of 0.094 mm; and  $\epsilon_r=7.8$ ). It is useful to compare the result in Figure 8, top of page with that in Figure 8, bottom of page, which shows the result of a 5 microstrip broadside-coupled coupler. It can be seen that even with half the substrate thickness  $Z_{oe}$  is still more than 50% greater in the microstrip coupler than its equivalent stripline implementation. So, in order to implement a 3-dB, 50-Ohm stripline broadside coupler we 10 would require a substrate thickness of at least 1.5 mm for a transmission line width of 100  $\mu\text{m}$ . An equivalent microstrip broadside-coupler would require a substrate thickness of only 0.5 mm, hence three times less ceramic. We therefore need a simple technique that will allow us to 15 reduce the substrate thickness of a stripline coupler while still preserving the performance over a bandwidth of interest.

The inclusion of at least one short circuit-stub of 20 specific impedance ( $Z_{cs}$ ) and electrical length ( $\theta_{cs}$ ) can accomplish compensation for the reduction in  $Z_{oe}$ . Figure 9a shows a schematic representation of the compensated coupler. Capacitors  $C_{p1}$  to  $C_{p4}$  to ground are included to accomplish normal mode phase velocity equalisation as is 25 shown by Al-Taei, S.; et al; in „Design of High Directivity Directional Couplers in Multilayer Ceramic Technologies“; Microwave Symposium Digest; 2001 IEEE MTT-S International; Volume: 1; 2001; P. 51 -54, and/or PCT/EP01/02249 which improves coupler directivity.

30

We can derive first approximate design equations for  $\theta_{cs}$  and  $C_{pn}$  (the capacitance to ground), by considering the coupler in terms of its normal mode ABCD-matrix representation in series with a shunt admittance (as shown 35 in Figure 9b). The coupler ABCD-matrix includes the shunt

- 22 -

short-circuit stub which can be factored in as shown in Figure 9c (Note that a  $\lambda/4$  coupler is concerned and the stub is located at half of the line length, i.e. at  $\lambda/8$ ). We can write down an ABCD-matrix description of Figure 9c, 5 in terms of the even-mode as follows in equation (1):

$$\frac{1}{2} \begin{bmatrix} Z_{oe} \cdot Y_{cs} \cdot \cot \theta_{cs} & j2 \cdot Z_{oe} + jZ_{oe}^2 \cdot Y_{cs} \cdot \cot \theta_{cs} \\ \frac{j2}{Z_{oe}} - jY_{cs} \cdot \cot \theta_{cs} & Z_{oe} \cdot Y_{cs} \cdot \cot \theta_{cs} \end{bmatrix} \quad (1)$$

By the inclusion of the shunt-capacitance into the ABCD-matrix description we end up with a description of Figure 10 9b, which is the ABCD-matrix of the full compensated coupler as in Figure 3a. By equating the compensated coupler with that of an idealized coupler ABCD-matrix description, with  $Z_{oea}$  denoting the desired value of the 15 even-mode impedance, we obtain the following expressions:

$$Y_{cs} \cdot \cot \theta_{cs} = \frac{2 \cdot \omega \cdot C_{pc}}{1 - \omega \cdot C_{pc} \cdot Z_{oe}} \quad (2)$$

20

$$Y_{cs} \cdot \cot \theta_{cs} = \frac{2 \cdot (Z_{oea} - Z_{oe})}{Z_{oe}^2} \quad (3)$$

25

$$Y_{cs} \cdot \cot \theta_{cs} = \frac{\begin{pmatrix} Y_{oea} + \\ \omega^2 \cdot C_{pc}^2 \cdot Z_{oe} \\ - Y_{oe} \end{pmatrix}}{\begin{pmatrix} \omega \cdot C_{pc} \cdot Z_{oe} - \\ 0.5 - \\ 0.5 \cdot \omega^2 \cdot C_{pc}^2 \cdot Z_{oe}^2 \end{pmatrix}} \quad (4)$$

- 23 -

From (2) and (3) we get:

$$C_{pc} = \frac{(Zoea - Zoe)}{\omega \cdot Zoe \cdot Zoa} \quad (5)$$

5

From (3) we get:

$$\cot \theta_{cs} = \frac{2 \cdot Z_{cs} \cdot (Zoea - Zoe)}{Zoe^2} \quad (6)$$

- 10 So, for a known  $Zoe$ , and a desired  $Zoea$ , a central frequency  $\omega$  and a selected transmission line stub impedance  $Z_{cs}$  there is a value of  $\cot \theta_{cs}$  that will satisfy our requirements.
- 15 As shown in Fig. 10, one can verify the validity of the above expressions by the use of an idealised model of a symmetrically-coupled coupler as, for example, the CLIN Libra model provided within the HP-ADS design environment. With input  $Z_{oo} = 20.71$  Ohms and  $Zoe = 100$  Ohms and a central frequency of 2GHz, we can observe in Figure 10 the amplitude response and Matching of the uncompensated coupler. Using expressions (5) and (6), with  $Zoea = 120.7$  Ohms and  $Z_{cs} = 50$  Ohms, the values of  $C_{pc}$  and  $\theta_{cs}$  will be 0.137pF and 78.3-degrees respectively. Simulating the coupler circuit with the addition of the short-circuit stub and capacitors to ground with the values stated above yields the result seen under the compensated results in Figure 10. Not only does the matching improve but the amplitude response at the central-frequency also improves. If we use the normal-mode extraction equation according to Al-Taei, S.; et al; in „Design of High Directivity Directional Couplers in Multilayer Ceramic Technologies“; Microwave Symposium Digest; 2001 IEEE MTT-S International; Volume: 1; 2001; P. 51 -54, we find that at the central frequency of

- 24 -

the coupler (2GHz) the effective even-mode impedance is 120.63 Ohms, very near the 120.7 Ohms required for perfect 3-dB coupling. It should be noted that the above expressions only considered the effect of the short circuit 5 stub on the even-mode. The odd-mode has not been considered, as the effect in the first-order is negligible and will not be treated here.

Practical design follows the same process as outline above 10 for the ideal case. However, parasitic effects, which are not considered in the above treatment, impact adversely on the first order response, so optimization of the initial result is required to produce the desire response. The first order results obtained from the above analysis 15 provides good initial values for fast convergence. Before proceeding to a full Electro-Magnetic (EM) analysis design, it is advisable to make use of the 2-D EM design tools to reduce design effort, as simulation times and hence optimisation is much less time consuming.

20 Figure 11 shows the amplitude and matching response of a practical coupler design. The coupler is designed within an LTCC substrate with relative dielectric constant ( $\epsilon_r$ ) of 7.8 and substrate thickness of about 1.1mm. It should be 25 noted that for a coupler transmission line width of 170  $\mu\text{m}$ , which is optimised for the odd-mode, a substrate thickness of 2.1 mm is required to achieve the required even-mode impedance. This means that the compensated design is almost half the substrate thickness of the uncompensated stripline 30 coupler. The cross sectional view in Fig. 7 shows the layer stack-up for the multilayer implementation of the compensated coupler.

In Figure 11 there is a contrast between the result of the 35 coupler after compensation where the short circuit

- 25 -

- transmission line stub is shorted ideally to ground in one instance and through a via in the second instance. The additional parasitic inductance of the via shows an adverse effect on the response that can be appreciated through the 5 effect on  $Z_{oe}$ , with  $Z_{oe} = 120.6$  Ohms in the ideal short case, while it degenerated to  $Z_{oe} = 112.3$  Ohms when the via is added. In the final stage, an optimisation routine is used in conjunction with the normal-mode parameter extraction equations, to yield the end result, where  $Z_{oe} =$  10  $120.7$  Ohms and  $Z_{oo} = 20.7$  Ohms, for a coupler of length 13.45 mm and of width 170  $\mu\text{m}$ . The stub is 315  $\mu\text{m}$  wide with an electric length of 73.2-degrees, and a capacitance of 0.17pF for the capacitors to ground.
- 15 With this technique, when trying to reduce height of the stripline substrate, one increased the area that the coupler itself occupies by introducing short circuit stubs. However, this increased area may be reduced through creative layout designs such as that shown in Figure 7.
- 20 The coupler in Figure 7 (top of page, layout representation) along with the short circuit stub is meandered to reduce overall area.
- As previously mentioned, this invention is related to RF 25 parts such as mixers and amplifiers. This invention reveals a signal coupling structure with a new compensation / matching method. The invention proposes a signal coupling structure with a new matching method. The example given is a quarter-wavelength coupler with two short-circuited stubs 30 at the centre of the structure. Also capacitors in the ends of lines are used in a modification in order to compensate for discontinuity effects related to the usage of the short-circuited stubs. Due to the cost and manufacturability considerations, multilayer substrate 35 thickness may need to be reduced. The reduction in

- 26 -

substrate thickness harms the performance of the coupling structures by reducing the impedance. Low impedance of two coupled lines, results in poor general performance, such as matching, isolation, phase and amplitude balance of the 5 coupling device. The low impedance of two-coupled lines is compensated by using buried short-circuit stubs in the multilayer structure according to the present invention.. As an example, a broadside-coupled stripline coupler is used in a substrate with half the required thickness. Buried 10 short-circuit stubs are used to match the even-mode impedance to levels required for higher performance. After the impedance matching is applied (i.e. with short-circuit stubs added), the performance of the coupled structure is improved. This structure allows reduction in substrate 15 thickness and therefore saves cost. It also enables to produce high coupling (such as -3 dB) structures using LTCC/HTCC technologies. Furthermore, multiple short-circuited transmission line elements can be employed for wider bandwidth. Still further, putting the transmission 20 lines in multiple layers, say 4, instead of 2, will further reduce the size making it a real 3-D component.

The invention presents a signal coupling structure and a new (parasitic-mode impedance) compensation method applied 25 in a multilayer structure. The example given is a quarter-wavelength coupler with two short-circuit stubs at the centre of the structure. Low parasitic-mode impedance of two coupled lines, results in poor general performance, such as matching, isolation, phase and amplitude balance of 30 the coupling device.

Due to cost and reliability considerations multilayer substrate thickness needs to be reduced. The reduction in substrate thickness harms the performance of coupling 35 structures by reducing the parasitic-mode impedance. The

- 27 -

reduced parasitic-mode impedance of two-coupled lines are compensated by using buried short-circuit stubs in the multilayer structure. As an example, a broadside-coupled stripline coupler is used in a substrate with half the required thickness. Buried short-circuit stubs are used to increase the parasitic-mode impedance to levels required for high performance. After the parasitic-mode impedance is compensated (i.e. with short-circuit stubs added), the performance of the coupled structure is improved significantly. As integrated in the multilayer ceramic substrate, this structure saves cost and allows significant reduction in substrate thickness. Also, it increases the reliability, while no SMD components are required. Electrical performance is significantly enhanced by the use of short-circuit stubs.

Summing up, it has been explained herein above that the implementation of stripline couplers carries a significant disadvantage in requiring a much larger thickness of substrate as compared to its microstrip counterpart to achieve the same performance for the same geometry. Hence, being able to design a stripline coupler with much reduced substrate thickness will be of great advantage. According to this invention, we have shown that by including at least one short circuit stub at e.g. the center of the coupled stripline coupler, optionally along with capacitors to ground at least one or even all four ports, we are able to compensate for the reduction in even-mode impedance with the reduction in substrate thickness. The invention indicates a set of simple expression that enables an accurate first order design.

Accordingly, as has been described herein above, conventional stripline implementations of couplers in Multilayer Ceramic Integrated Circuit (MCIC) technology

- 28 -

incur a cost disadvantage when compared to an equivalent microstrip implementation. This is primarily due to the increased substrate thickness needed to achieve the required performance. Conventional stripline couplers significantly limit our ability to optimise for smaller substrate thickness and therefore overall cost. However, stripline couplers are needed for stacked integration scenarios and as building blocks for complex active and passive RF circuits in MCICs. A method of implementation that overcomes this practical disadvantages is therefore highly desirable. To this end, the present invention presents a novel coupling device structure that enable RF designers to use the stripline coupler configuration, by achieving required levels of performance with much reduced substrate thickness. The invention outlines a structured design procedure and presents simulation results confirming the validity of the technique. In particular, to achieve this, the present invention proposes a coupling device, comprising a substrate 1, a first conductive layer 2 covering a first surface of said substrate 1, at least two electromagnetically coupled lines 3a, 3b being provided opposite to said first surface and being covered by at least one cover layer 4, 5, wherein at least one short-circuit stub Stub A, Stub B is connected between at least one of said electromagnetically coupled lines and said first conductive layer.

Finally, it is to be noted that all numerical values given herein are intended to represent mere examples only and do not limit the applicability of the invention to embodiments having these or like numerical values for the concerned variables. Rather, the present invention can be applied to a variety of couplers having dimensions/values fully independent of those indicated in this application for explanatory purposes only.

- 29 -

Although the present invention has been described herein above with reference to its preferred embodiments, it should be understood that numerous modifications may be made thereto without departing from the spirit and scope of the invention. It is intended that all such modifications fall within the scope of the appended claims.

- 30 -

CLAIMS

1. A coupling device, comprising  
a substrate (1),  
5 a first conductive layer (2) covering a first surface  
of said substrate (1),  
at least two electromagnetically coupled lines (3a,  
3b) being provided opposite to said first surface and being  
covered by at least one cover layer (4, 5), wherein  
10 at least one short-circuit stub (Stub B) is connected  
between at least one of said electromagnetically coupled  
lines and said first conductive layer.
2. A coupling device according to claim 1, wherein  
15 said at least one cover layer (4, 5) is covered by a  
second conductive layer (2'), and  
at least one short-circuit stub (Stub A, Stub B) is  
connected between at least one of said electromagnetically  
coupled lines and said second conductive layer.
3. A coupling device according to claim 2, wherein  
an even number of electromagnetically coupled lines is  
provided, and the number of short-circuit stubs connected  
to said first conductive layer is equal to the number of  
25 short-circuit stubs connected to said second conductive  
layer.
4. A coupling device according to claim 1, 2, or 3, wherein  
said short-circuit stub is connected to an  
30 electromagnetically coupled line at half the electrical  
length of said line.
5. A coupling device according to claim 1, 2, 3 or 4,  
wherein said short-circuit stub is buried in the layered  
35 structure of the coupling device.

- 31 -

6. A coupling device according to claim 1, wherein at least one capacitor (C1, C2, C3, C4) is connected between a first end of at least one of said at least two lines (3a, 3b) and said first conductive layer (2).  
5
7. A coupling device according to claim 2, wherein at least one capacitor (C1, C2, C3, C4) is connected between a first end of at least one of said at least two lines (3a, 3b) and said second conductive layer (2).  
10
8. A coupling device according to claim 1, wherein said at least two lines (3a, 3b) are arranged at different distances from said first surface of said substrate (1).  
15
9. A coupling device according to claim 8, wherein a difference between the distances in which said at least two lines (3a, 3b) are arranged from said first surface of said substrate (1) is determined by a thickness of a first cover layer (4) covering a first line (3b) of said at least two lines.  
20
10. A coupling device according to claim 8 or 9, wherein a first line (3b) and a second line (3a) of said at least two lines are arranged such that they at least partly overlap each other.  
25
11. A coupling device according to claim 9, further comprising a second cover layer (5) arranged to cover at least a second line (3a) of said at least two lines.  
30
12. A coupling device according to claim 10, wherein

- 32 -

the amount of overlap adjusts the degree of electromagnetic coupling between said at least two lines.

13. A coupling device according to claim 6, wherein said 5 capacitor (C1, C4) is constituted by a conductive member (Cp1, Cp4) facing a conductive layer (2), and an electrical connection (W1, W4) from said first end of said at least one of said at least two lines (3a, 3b) to 10 said conductive member (C1, C4).

14. A coupling device according to claim 13, wherein said connection is a via connection.

15. A coupling device according to claim 14, wherein the capacitance of said capacitor is determined by the area of said conductive member (P1, P4), the distance between said conductive member (P1, P4) and said conductive layer (2) covering said first surface of said substrate (1), and the 20 dielectric constant of said substrate.

16. A coupling device according to claim 1, wherein said at least one cover layer (4, 5) is of the same material as said substrate (1).

25  
~~11. A coupling device, comprising~~  
~~a substrate (1),~~  
~~a conductive layer (2) covering a first surface of~~  
~~said substrate (1),~~  
~~at least two lines (3a, 3b) being provided~~  
~~electrically separated from each other at a second surface~~  
~~of said substrate (1) opposite to said first surface,~~  
~~wherein~~

- 33 -

~~at least one capacitor (C1, C2, C3, C4) is connected between a first end of at least one of said at least two lines (3a, 3b) and said conductive layer (2).~~

5 12. A coupling device according to claim 11, wherein said at least two lines are laterally spaced apart from each other.

10 13. A coupling device according to claim 12, wherein the amount of spacing adjusts the degree of electromagnetic coupling between said at least two lines.

14. A coupling device according to claim 11, wherein said capacitor (C1, C4) is constituted by  
15 providing a conductive member (P1, P4) embedded in said substrate (1) and facing said conductive layer (2) covering said first surface of said substrate (1), and  
providing a connection (W1, W4) from said first end of at least one of said at least two lines (3a, 3b) to  
20 said conductive member (P1, P4).

15. A coupling device according to claim 14, wherein said connection is a via connection.

25 16. A coupling device according to claim 14, wherein the capacitance of said capacitor is determined by the area of said conductive member (P1, P4) and/or the distance between said conductive member (P1, P4) and said conductive layer (2) covering a first surface of said substrate (1).

30 17. A coupling device according to any of the preceding claims, wherein said substrate (1) is made of a dielectric material.

- 34 -

18. A coupling device according to any of the preceding claims, wherein said conductive layer (2, 2') is connectable to ground potential.
- 5 19. A coupling device according to any of claims 1 to 5, wherein a short-circuit stub is designed to have a specific impedance and electrical length.


- 35 -

ABSTRACT

Conventional stripline implementations of couplers in Multilayer Ceramic Integrated Circuit (MCIC) technology incur a cost disadvantage when compared to an equivalent microstrip implementation. This is primarily due to the increased substrate thickness needed to achieve the required performance. Conventional stripline couplers significantly limit our ability to optimise for smaller substrate thickness and therefore overall cost. However, stripline couplers are needed for stacked integration scenarios and as building blocks for complex active and passive RF circuits in MCICs. A method of implementation that overcomes this practical disadvantages is therefore highly desirable. To this end, the present invention presents a novel coupling device structure that enable RF designers to use the stripline coupler configuration, by achieving required levels of performance with much reduced substrate thickness. The invention outlines a structured design procedure and presents simulation results confirming the validity of the technique. In particular, to achieve this, the present invention proposes a coupling device, comprising a substrate 1, a first conductive layer 2 covering a first surface of said substrate 1, at least two electromagnetically coupled lines 3a, 3b being provided opposite to said first surface and being covered by at least one cover layer 4, 5, wherein at least one short-circuit stub Stub A, Stub B is connected between at least one of said electromagnetically coupled lines and said first conductive layer.


(2) [ - Fig. 6 - ] ^

1/12




*Fig. 1*  
(PRIOR ART)

2/12



*Fig. 2*  
(PRIOR ART)


3/12



Cross-section of four broadside coupled structures.


*Fig. 3  
(PRIOR ART)*

4/12



**Fig. 4**  
**(PRIOR ART)**

5/12



**Figure 5.** Meandered broadside coupled stripline coupler. Transmission line width  $W=190$   $\mu\text{m}$ ; physical length  $L=9.75$  mm; breadth  $B=3.49$  mm; substrate thickness 2.3 mm; structure designed in LTCC of  $\epsilon_r=7.8$ .

**Fig. 5**  
*(PRIOR ART)*

6/12





Fig. 6

7/12



**Figure 7.** Compensated meandered broadside coupled stripline coupler.

Transmission line width 210 um; physical length 8.75 mm; breadth 3.49 mm; substrate thickness 1.1 mm; structure designed in LTCC of Er = 7.8. Short-circuit stub total length 10 mm and width 125 um. Capacitors of 0.42 pF

**Fig. 7**

8/12








Fig. 8

9/12

△ground



Representing capacitors to ground



C)

Fig. 9

10/12




Fig. 10

11/12





Fig. 11

12/12



## *Fig. 12.* *(PRIOR ART)*

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER: \_\_\_\_\_**

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**